Sun Microsystems, Inc.  Sun System Handbook - ISO 4.1 October 2012 Internal/Partner Edition
   Home | Current Systems | Former STK Products | EOL Systems | Components | General Info | Search | Feedback

Asset ID: 1-71-1006381.1
Update Date:2012-07-30
Keywords:

Solution Type  Technical Instruction Sure

Solution  1006381.1 :   Sun Enterprise[TM] 10000: How to set control board frequency on e10k  


Related Items
  • Solaris SPARC Operating System
  •  
  • Sun Enterprise 10000 Server
  •  
Related Categories
  • PLA-Support>Sun Systems>SPARC>Enterprise>SN-SPARC: SF-Exxk
  •  
  • .Old GCS Categories>Sun Microsystems>Servers>High-End Servers
  •  

PreviouslyPublishedAs
208952


Applies to:

Sun Enterprise 10000 Server
Solaris SPARC Operating System - Version: 8.0 and later    [Release: 8.0 and later]
All Platforms

Goal

This document will show you how to set the control board clock frequency on an Sun Enterprise[TM] 10000.

Solution

Steps to Follow

1) Login in each domain on the e10k frame and bring each domain down. (`init 0`)
*** NOTE: BRING ALL DOMAINS DOWN OR YOU MAY CRASH ANY RUNNING DOMAINS ***

2) Power off all system boards on the frame with the power command
power -off -sb 0 1 2 ... (validate how many system boards are on your frame)

3) Issue the sysclock command. The syntax varies depending on the speed of the CPUs on your System boards. You can determine your CPU speeds with the `/usr/platform/sun4u/sbin/prtdiag` command.

Below are the sys_clock settings for the various processor speeds.

* 250 Mhz
o sys_clock -p three-to-two -s -i 83333333
* 333 Mhz
o sys_clock -p two-to-one -s -i 83333333
* 400 Mhz
o sys_clock -p two-to-one -s -i 100000000
      o   400 Mhz 8Mb cache notes
       1. Mixing module speeds within a system is not supported.
2. A minimum of one processor per System Board is required.
3. Set the clock multiplier to 2:1 with the sys_clock (1m) ssp command.
4. System Boards 501-4347, 501-4786, and 501-4903 are not compatible with the 400MHz UltraSPARC module.
5. System Boards 501-5240, 501-5278, and 501-5279 are compatible with the 400MHz UltraSPARC module.
6. Solaris 2.5.1 (with patch > 103640-27), 2.6 (with patch > 105181-14.), and 2.7 are supported.
7. Use the limit-ecache-size OBP command before installing Solaris 2.5.1 and before booting Solaris 2.5.1 without patch 103640-27.
8. Use the limit-ecache-size OBP command before installing Solaris 2.6 and before booting Solaris 2.6 without patch 105181-14.
* 466 Mhz
o sys_clock -p five-to-two -s -i 93000000
       1.The minimum SSP release is 3.3.
2.Patch >=108885-08 (SSP 3.3) or >=110304-05 (SSP 3.4) is required.
3.Patch >=103640-28 (Solaris 2.5.1) or >=105181-14 (Solaris 2.6) is required.
4.Mixing module speeds within a system is supported.
5.A minimum of one processor per System Board is required.
       Compatibility Notes:
1.Control Board 501-5494 is required for a 5:2 clock.
2.Control Boards 501-4345 and 501-4839 do not support a 5:2 clock.
3.System Boards 501-5240, 501-5278, 501-5279, and 501-5693 are compatible with the 466MHz UltraSPARC module.
4.System Boards 501-4347, 501-4786, and 501-4903 are not compatible with the 466MHz UltraSPARC module.
       See Notes for 464/466Mhz on other platforms

4) Power back on all system boards (with the power command).
power -on -sb 0 1 2 ... (validate how many system boards are on your frame)

5) Bring up domains on the frame. Use the bringup command with the most appropriate level for your environment (level 64 is common but can extend bringup times on domains due to extended diagnostics being run.

6) Both control boards should be running at the same clock frequency at this point (100 Mhz).



Product
Solaris 7 Operating System
Solaris 9 Operating System
Solaris 8 Operating System
Sun Enterprise 10000 Server


Previously Published As
80854


Attachments
This solution has no attachment
  Copyright © 2012 Sun Microsystems, Inc.  All rights reserved.
 Feedback